


Z8B_GDDR3 HSW SV SYSTEM BLOCK DIAGRAM


BOM

- IV@ : iGPU
- EV@ : Optimus
- EVG@ : GC6
- KBL@ : Keyboard backlight
- TPM@ : TPM
- 8M@ : 8M FLASH ROM
- 4M@ : 4M FLASH ROM
- GS@ : G-SENSOR
- TDI@ : TOUCH PAD I2C
- TSU@ : TOUCH SCREEN USB
- TSI@ : TOUCH SCREEN I2C





BQ24737RGRR Battery Charger P31	TPS51216RUKR +1.35V_SUS P34
TPS51225RUKR +3V/+5V P32	TPS54318RTER +1.5V P36
TPS51624RSM +VCCIN P35	UP1658RQKF +VGPU_CORE P37
TPS51211DSCR +1.05V_SS/+1.05V P33	PS51211DSCR +1.5V_GFX/1.05V_GFX/3V_GFX P38


Haswell Processor (DMI,PEG,FDI)




Haswell Processor (CLK,MISC,JTAG)




PU/PD of CPU




Reserved For buffer reset of PLTRSRIN#



SM_DRAMRST# Topology



XDP PU/PD





Quanta Computer Inc.
PROJECT : Z8B


Size	Document Number Haswell 1/5 (PEG/DWI/FDI)	Rev 1A
Date:	Monday, July 14, 2014	Sheet 2 of 44

Haswell Processor (DDR3)


Haswell Processor (DDR3)



CPU SM_VREF




CPU VREFDQ



Haswell Processor (DDI,eDP,FDI)

HDMI



Quanta Computer Inc.


PROJECT : Z8B

Size	Document Number	Rev
	Haswell 3/5 (DDI/eDP)	1A
Date:	Friday, June 13, 2014	Sheet 4 of 44

Haswell rPGA EDS




VCC Output Decoupling Recommendations		
470uFx4	7343	TOP socket side
22uFx8	0805	4 on TOP, 4 on BOT near socket edge
22uFx11	0805	TOP, inside socket cavity
10uFx11	0805	BOT, inside socket cavity



The diagrams illustrate the connection of the PWR_DEBUG_R signal to the PCH module pins:

- Top Diagram:** Shows the PWR_DEBUG_R signal connected to the VCCIO_OUT pin. The signal path includes a resistor R89 (150_4) and a pull-up resistor R468 (0_8) connected to +1.05V. The VCCIO_OUT pin is also connected to a capacitor C406 (4.7U6.3V_6) to ground.
- Bottom Diagram:** Shows the PWR_DEBUG_R signal connected to the VCCIO_PCH pin. The signal path includes a resistor R90 (10K_4) and a pull-up resistor R116 (Short_6) connected to +1.05V. The VCCIO_PCH pin is also connected to a capacitor C138 (4.7U6.3V_6) to ground.

Layout note: need routing together and ALERT need between CLK and DATA.




PROJECT : Z8B

Size	Document Number	Rev
	Haswell 4/5 (POWER)	1A
Date:	Monday, July 14, 2014	Sheet 5 of 44

Haswell Processor (GND)





Haswell Processor (CFG,RSVD)





Configuration Signals:		The CFG signals have a default value of '1' if not terminated on the board.	
CFG[2]	PCI Express Static Lane Reversal	x1 = Normal operation x0 = Lane numbers reversed	
CFG[4]	eDP enable	x1 = Disabled x0 = Enabled	
CFG[6:5]	PCI Express Bifurcation	x00 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express	
CFG[7]	PEG defer training	x1 = PEG train follow RESETB de-asserted x0 = PEG wait for BIOS fro training	


Lynx Point (DMI,FDI,PM)




Lynx Point (CRT,PCI,DDI CNTL)




PLTRST# Buffer




HDMI HPD




PCH PM PU/PD




SYSPWOK




DSW Circuit




PCI PU




RTC Clock 32.768KHz (RTC)




RTC Circuitry (RTC)




RTC charge circuit




HDA



PCH JTAG




Lynx Point (RTC, IHDA, SATA, JTAG)




PCH STRAPING

Pin Name	Usage	Sampled	Configuration	Circuitry
SPKR	No Resistor	PWROK	0 = Disable (Int PD) 1 = Enable	
GPIO62 / SUSCLK	PLL On-Die Voltage Regulator Enable	RSMRST#	0 = Disable 1 = Enable (Int PU)	(7)
GPIO55	Top-Block Swap Override	PWROK	0 = Top-Block Swap mode 1 = Default (Int PU)	(7)
INTVRMEN	Integrated VRM Enable	Always	0 = Disable 1 = Enable	
GPIO51	Boot BIOS Strap bit 1	PWROK	Bit1 Bit0 0 = Reserved 1 = LFC	(7)
SATA1GP/GPIO19	Boot BIOS Strap bit 0	PWROK	0 = Security Effect (Int PD) 1 = Can be Override	
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK		
GPIO36	RSVD	PWROK	Internal PD	(10)
SATA3GP/GPIO37	TLS Confidentiality	PWROK	0 = TLS no confidentiality (Int PD) 1 = TLS with confidentiality	(10)
GPIO8	RSVD	RSMRST#	Internal PU	(10,22)
GPIO28	PLL on die VR enable	RSMRST#	0 = Disable 1 = Enable (Int PU)	(10)
DSWVRN	On Die DSW VR Enable	Always	0 = Enable 1 = Disable Must be PU to VCCRTC	(7)


Lynx Point (LPC,SPI,SMBUS,C-LINK,THERMAL)




PCH Quad SPI ROM



SMBus




Lynx Point (PCIe,USB3.0,USB2.0)




OC Pin	PCH Mapping
OC#0	Port0&1
OC#1	Port2&3
OC#2	Port4&5
OC#3	Port6&7
OC#4	Port8&9
OC#5	Port10&11
OC#6	Port12&13
OC#7	Floater OC#


Lynx Point (CLOCK)




USB Overcurrent




PCH Internal Clock



PCH XDP Signal Routed by 50 ohm



Lynx Point (GPIO,CPU/MISC,NCTF)




GPIO27

With Intel LAN:
Connect to LANWAKE# pin on the LAN
Without Intel LAN:
Used to wake event from DSx

XDP Signal



PCH GPIO PU/PD




PCH MISC PU/PD




BOARD ID

TPM exist or not
0 = No TPM
1 = TPM exist




Reserve:
0 = No xxx
1 = xxx exist



External Gfx Present

0 = Internal Gfx
1 = External Gfx



BIOS RECOVERY

0 = Enable
1 = Disable



Swap GPIO

0 = SGPIO
1 = Default



MFG TEST




SV Detect

0 = SV Detect
1 = Default



BIOS_RESP

0 = BIOS RESP
1 = Default




Quanta Computer Inc.


PROJECT : Z8B

Size	Document Number	Rev
	LPT 4/6 (GPIO/MISC)	1A
Date:	Wednesday, July 09, 2014	Sheet 10 of 44


Lynx Point (Power)




Lynx Point (Power)




PCH VRM Power 1.05V OPTION IS PROVIDED
0.179A (20mils) FOR VALIDATION PURPOSES




3 PCH VCCIO Power




PCH band gap Power




PCH VCCSUS




DS Power





PCH HDA Power	0.01A (10mils)
---------------	----------------




PCH HDA Power	0.01A (10mils)
---------------	----------------








Lynx Point (GND)



Lynx Point (GND)



Quanta Computer Inc.

PROJECT : Z8B

Size	Document Number	Rev
	LPT 6/6 (GND)	1A
Date:	Tuesday, May 13, 2014	Sheet 12 of 44

(9) CLK_PCIE_XDPP R744 *short 4 CLK_PCIE_XDPP_R
(9) CLK_PCIE_XDPN R745 *short 4 CLK_PCIE_XDPN_R

+1.05V R71 51 4 XDP_TDO

(6) CFG0 R567 *short 4 OBSDAT_A0
(6) CFG1 R563 *short 4 OBSDAT_A1
(6) CFG2 R152 *short 4 OBSDAT_A2
(6) CFG3 R561 *short 4 OBSDAT_A3
(6) CFG4 R148 *short 4 OBSDAT_B0
(6) CFG5 R141 *short 4 OBSDAT_B1
(6) CFG6 R110 *short 4 OBSDAT_B2
(6) CFG7 R132 *short 4 OBSDAT_B3
(21,30) NBSWON# R532 *short 4 CPU_HOOK1
R274 *short 4 PCH_HOOK1
(5) PWR_DEBUG R87 *short 4 CPU_HOOK2
(2,7) XDP_DBRST# R486 *short 4 CPU_HOOK7
R485 *short 4 PCH_HOOK7

(8) SMB_PCH_CLK Q55 2N7002 1 SMB_XDP_CLK
R678 4.7K 4
+3V
R677 4.7K 4
(8) SMB_PCH_DAT Q54 2N7002 1 SMB_XDP_DAT

+3V_S5
R642 210/F_4
PCH_JTAG_TDO
R640 100/F_4

CPU XDP

(2) XDP_PREQ# XDP_PREQ# TP94
(2) XDP_PRDY# XDP_PRDY# TP93
OBSDAT_A0 TP120
OBSDAT_A1 TP126
OBSDAT_A2 TP41
OBSDAT_A3 TP121
OBSDAT_B0 TP39
OBSDAT_B1 TP37
OBSDAT_B2 TP31
OBSDAT_B3 TP34
CPU_HOOK1 TP104
CPU_HOOK2 TP162
CLK_PCIE_XDPP_R TP85
CLK_PCIE_XDPN_R TP86
CPU_HOOK7 TP91
SMB_XDP_DAT TP97
SMB_XDP_CLK TP162
(2) XDP_TDO XDP_TDO TP20
(2) XDP_TRST# XDP_TRST# TP18
(2) XDP_TDI XDP_TDI TP90
(2) XDP_TMS XDP_TMS TP88
(2) XDP_TCLK XDP_TCLK TP17
TP64
TP11
TP62

TP84
TP83
TP95
TP92
TP110
TP113
TP100
TP114
TP129
TP105
TP122
TP117
TP99
TP30
TP96
TP97
TP68
TP13
TP109
TP155
TP157
TP176
OBSFN_B0
OBSFN_B1
OBSFN_C0
OBSFN_C1
OBSDAT_C0
OBSDAT_C1
OBSDAT_C2
OBSDAT_C3
OBSFN_D0
OBSFN_D1
OBSDAT_D0
OBSDAT_D1
OBSDAT_D2
OBSDAT_D3
CPU_HOOK3
CPU_HOOK0
CPU_HOOK6

0.4A (20mils)
+VCC_CPU_XDP +VCCIO_OUT
C407 *0.1U/10V_4
C391 *0.1U/10V_4
R458 *short 4

Stuff R1016, R1138
No stuff R1017, R1137

OBSFN_B0 R491 *short 4 XDP_BPM#0 (2)
OBSFN_B1 R487 *short 4 XDP_BPM#1 (2)
OBSFN_C0 R545 *short 4 CFG17 (6)
R544 *0.4 CFG16 (6)
OBSFN_C1 R547 *0.4 CFG17
R546 *short 4 CFG16
OBSDAT_C0 R516 *short 4 CFG8 (6)
OBSDAT_C1 R550 *short 4 CFG9 (6)
OBSDAT_C2 R587 *short 4 CFG10 (6)
OBSDAT_C3 R539 *short 4 CFG11 (6)
OBSFN_D0 R557 *short 4 CFG19 (6)
R558 *0.4 CFG18 (6)
OBSFN_D1 R552 *0.4 CFG19
R553 *short 4 CFG18
OBSDAT_D0 R504 *short 4 CFG12 (6)
OBSDAT_D1 R103 *short 4 CFG13 (6)
OBSDAT_D2 R502 *short 4 CFG14 (6)
OBSDAT_D3 R511 *short 4 CFG15 (6)
CPU_HOOK0 R51 1K 4 H_PWRGOOD_R (2)
CPU_HOOK6 R540 1K 4 CPU_PLTRST# (2,10)
CPU_HOOK3 R277 *short 4 SYS_PWROK (2,7)


PCH XDP



(9) XDP_FN0 XDP_FN0 TP142
(9) XDP_FN1 XDP_FN1 TP138
(9) XDP_FN2 XDP_FN2 TP134
(9) XDP_FN3 XDP_FN3 TP148
(9) XDP_FN4 XDP_FN4 TP152
(9) XDP_FN5 XDP_FN5 TP145
(9) XDP_FN6 XDP_FN6 TP147
(9) XDP_FN7 XDP_FN7 TP131
PCH_HOOK1 TP66
+1.05V TP101
PCH_HOOK7 TP89
SMB_XDP_DAT TP158
SMB_XDP_CLK TP161
PCH_JTAG_TDO TP144
PM_TEST_RST# TP58
PCH_JTAG_TDI TP137
PCH_JTAG_TMS TP154
PCH_JTAG_TCK TP149
TP164
TP77
TP159

+VCC_PCH_XDP +3V_S5
R720 *short 4
TP168
TP167
TP141
TP128
TP139
TP132
TP136
TP146
XDP_FN_CLK1
XDP_FN_CLK2
XDP_FN8
XDP_FN9
XDP_FN10
XDP_FN11
XDP_FN12
XDP_FN13
XDP_FN14
XDP_FN15
TP135
TP60
TP151
TP150
TP153
TP72
TP71
TP76
TP74
R639 1K 4
R326 1K 4
RSMRST# (7,30)
EC_PWROK (7,30,35)




Quanta Computer Inc.
PROJECT : Z8B












VREF DQ1 M1 Solution




(2,33,34,35,36,37,38) +3V

(14,34) +DDR_VTT_RUN












FB_PLLAVDD = 55mA





FB_DLLAVDD = 15mA



For N15S-GT sku
N15S-GT device ID=0x0FE4
R3=40.3k pull down.
1.ROM_SCLK=4.99k pull down
2.ROM_SO = 4.99k pull down
3.ROM_SI= Memory strap setting
4.STRAP0 = 50k pull up
5.Strap4~1 = reserve Pull up
and Pull down


For N15V-GL-B and N15V-GM-B sku
Board_ID0=
H=N15V-GM, L=N15V-GL
Device ID=0x1140
R3= N.C.
1.ROM_SCLK = 10K pull down.
2.ROM_SI= 10k pull down
3.ROM_SO= 10k pull down
4.Strap3~0 = RVL memory
binary mode setting.
5.Strap4 = 10k pull down



Pull Down 4.99k for N15S-GT.
Pull Down 10k for N15V.
N15S Based on RVL.
N15V pull down 10k.

N15S-GT
STRAP1--> 50k PU
N15V-GMGL
STRAP4--> 10k PD

Default: HYNIX




N15S Strap0 pull up 50k, strap1-4 reserve only.
N15V Strap4 pull down 10k, strap0-3 based on RVL binary setting.

Logical Strap Bit Mapping


	PU-VDD	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

4.99K CS34932P826
10K CS31002P826
15K CS31502P824
20K CS32002P829
24.9K CS32492P816
30.1K CS33012P818
34.8K CS33482P822
45.3K CS34532P818



N15S -> GPIO0 un-stuff Q24 and EC_FB_CLAMP.
GPIO6 Un-stuff Q26R70 and FB_CLAMP_REQ#.

N15V -> GPIO0 stuff Q24 and EC_FB_CLAMP, un-stuff R75 GC6_FB_EN.
GPIO6 stuff Q26R70 and FB_CLAMP_REQ#, un-stuff R76_FB.Clamp_req#.



IC-1 2014/02/16 add VGA_ALERT# PU
for VGA request.
IC-2 2014/01/13 add R678/R677 PU and R679 PD
for ICT.

GPIO ASSIGNMENTS

GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor
1	OUT	MEM_VDD_CTL	Memory VDD VID
2	OUT	LCD_BL_PWM	Panel Backlight PWM
3	OUT	LCD_VCC	PANEL POWER ENABLE
4	OUT	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	OUT	Reserved	--
6	OUT	FB_CLAMP_TGL_REQ	Active low FB Clamp toggle request
7	OUT	3D VISION	3D VISION LEFT/RIGHT signal
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	OUT	MEM_VREF_CTL	MEMMORY VREF CONTROL
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding



Quanta Computer Inc.

PROJECT : Z8B





Size Document Number
N15S-GT (GPIO/STRAPS)
Date: Wednesday, July 09, 2014 Sheet 19 of 44

VRAM Configuration Table

ROM_SI	DESCRIPTION	Vendor	Vendor P/N	QCI P/N	STN P/N
0000	DDR3(L) 256MBx16x4, 64bit, 1000MHz(900MHz)	HYNIX	H5TC4G63AFR-11C	AKD5PGWTW05	AKD5PGWTW13
010(0101)	DDR3(L) 256MBx16x4, 64bit, 1000MHz(900MHz)	SAMSUNG	E4M446164SD-BCL1A		
0110(1001)	DDR3(L) 128MBx16x4, 64bit, 1000MHz(900MHz)	HYNIX	H5TC2G63PFR-11C		
0111(1010)	DDR3(L) 128MBx16x4, 64bit, 1000MHz(900MHz)	MICRO	MT41J128M16J7E-093G:K		
1000(1011)	DDR3(L) 128MBx16x4, 64bit, 1000MHz(900MHz)	SAMSUNG	F4W203164GQ-BCL1A		
0001(0100)	DDR3(L) 128MBx16x4, 64bit, 1000MHz(900MHz)	MICRO	MT41J256M16HA-093G:E		

Strap [3-0]	DESCRIPTION	Vendor	Vendor P/N	QCI P/N	Note
0100	DDR3(L) 256MBx16x4, 64bit, 1000MHz(900MHz)	HYNIX	H5TC4G63AFR-11C		
1100	DDR3(L) 128MBx16x4, 64bit, 1000MHz(900MHz)	HYNIX	H5TC2G63PFR-11C		
0001	DDR3(L) 128MBx16x4, 64bit, 1000MHz(900MHz)	MICRO	MT41J128M16J7E-093G:K		
0101	DDR3(L) 128MBx16x4, 64bit, 1000MHz(900MHz)	MICRO	MT41J256M16HA-093G:E		


CHANNEL A: 256MB/512MB DDR3

HYU 256Mx16, PN : AKD5PGWTW08---AKD5PGWTW07
HYU 128Mx16, PN : AKD5MZDTW03---AKD5MZDTW02
QBC TOP B/S
SAM 256Mx16, PN : AKD5PZDT501---AKD5PZDT500
SAM 128Mx16, PN : AKD5MGGT535---AKD5MGGT534

DP TO VGA


1A-1 2013/10/15 Change VGA ITE soltion to NXP.
1A-5 2013/10/18 Change VGA NXP soltion to ITE.

FingerPrint Conn




1A-7 2013/10/22 Change CN4 to 6pin.
1B-6 2013/12/18 Change CN5 USB port to port2.

Power Button/Conn



1A-1 2013/10/15 change to 6pin.
1B-2 2013/12/3 change to 4pin.
1B-3 2013/12/10 change CN6 footprint.

TPM





TPM1@-->for SLB9655		
TPM0@-->for NuvoTon		
R259	Un-stuff	stuff
C503	Un-stuff	stuff
R271	Un-stuff	stuff
R247	stuff	Un-stuff
R240	stuff	Un-stuff
R262	stuff	Un-stuff

Green CLK Gen


1B-4 2013/12/13 remove Green CLK U9

HDMI


From PCH



HDMI connector




HDMI-detect




I2C

From PCH






EMI




Power trace tracking

(2,7,8,9,10,11,13,14,15,16,17,18,21,22,24,25,26,27,28,29,30,32,33,34,35,36,37,38) +3V
(7,8,10,21,22,25,28,29,32,36) +5V


24 Mini Card 1 (MNC)




**Quanta Computer Inc.**
PROJECT : Z8B

Size	Document Number	Rev
	Mini-Card/WL/3G/SIM	1A
Date:	Wednesday, July 09, 2014	Sheet 24 of 44


25 2.5" SATA HDD (HDD)




SATA ODD Connector




FFC Type SATA HDD CON



ODD Power (SATA)



POWER LED




Power trace tracking

(2,7,8,9,10,11,13,21,27,29,30,32,35,37)
24,25,27,28,29,30,32,33,34,35,36,37,38)



LANVCC




For RTL8111GS
* Place 0.1uF CAP close to each
VDD33 pin-- 11, 32

For Surge improvement
C5117/C5111 close
to pin 11,23.


Remove For Not Using SWR mode
C824,C825 close to Pin23.

For RTL8111G(S)
* Place 1uF CAP close to each VDD10 pin-- 22 (reserve)
For RTL8111G(S)
* Place 0.1uF CAP close to each
VDD10 pin-- 3, 8, 22, 30

Transformer




Reserve for Surge
Line to GND TVS



Layout: All termination
signal should have 30
mil trace


1A-7 2013/10/22 Change LGND to GND

RJ45 Connector




1A-7 2013/10/22 CN5006 pin9/10
add R5332/R5333 for RSD protect.


USB 3.0 Connector





HOLE(OTH)




USB IO D/B




Card Reader and Connector




EMI




SD/MMC CARD READER (CRD)



Codec(ADO)




Grounding circuit(ADO)




D-Mic

1B-5 2013/12/18 U34 pin6 reserve 0402 resistor for power noise issue.




1A-7 2013/10/22 del C5079.


Universal Audio Jack



Codec PWR 3V/1.5V(ADO)




Codec PWR 5V(ADO)




C730, C787 close U37 pin3 and L65

Mute(ADO)






Internal Speaker



1B-2 2013/12/04 Change PWR and footprint.


1B-5 2013/12/17 Change D14 pin define

29 K/B (KBC)




1A-7 2013/10/22 change CN24 pin define based on spec.
1A-8 2013/10/22 change CN24 pin define based on spec based on Z8Q.

KB_BL LED (KBC)




1A-7 2013/10/22 change CN25 pin define for spec.
1A-8 2013/10/23 change CN25 footprint.

EMI Cap




TOUCHPAD BOARD CONN



TPD->100KHz, TS=400KHz
Intel design guide suggestion
MCP PIN 10u.
Per inch 3u. TS=3x5inch
400KHz10-100u=2.4-0.4k.
100KHz 10-100u=9k-1k.

1A-5 2013/10/18 Change CN21 Pin8 for I2C/PS2 TPD identify.
2013/10/29 Change CN21 power rail to S5 change Q42 direction and net name,
1A-12 reserve PS2 PU to +3V.


CPU FAN (THM)





FANPWR = 1.6*VSET



1A-12013/10/15 change pin define and add pwm IC U17.
1A-112013/10/15 change 30mils to 30mils.
1A-92013/10/24 Add alert on U17.1 for CPU thermal tempreture.

Accelerometer Sensor(reserve only)







SM BUS PU(KBC)



HWPG(KBC)



For test only




iRST

1A-4 2013/10/17 Del U22 becuse no support IOAC

SM BUS ARRANGEMENT TABLE


SM Bus 1	Battery
SM Bus 2	PCH/VGA
SM Bus 3	G-Snesor
SM Bus 4	







www.qdzbxw.com

1/13 Adding +3V_SUS power for touch pad
(By acer request)






Quanta Computer Inc.


PROJECT : Z8B

Size	Document Number	Rev
	+1.05V_S5 (TPS51211)	1A



Date: Monday, July 14, 2014 Sheet 33 of 44



	S3	S5	+1.35VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF



For Sharkbay 37W





Shark Bay 37W

Icc TDC PL2 : 26A
Icc Max : 55A
OCP : 70A
Fsw : 800KHz

VCORE L/L :


R_DC_LL : - 1.5mV/A
R_AC_LL : - 3.6mV/A





Thermal protection


Need fine tune
for thermal protect point
Note placement position
TEMP=85C



Quanta Computer Inc.

PROJECT : Z8B

Size	Document Number	Rev
	+1.5V/Thermal Protect	1A
Date:	Monday, July 14, 2014	Sheet 36 of 44



Quanta Computer Inc.




PROJECT : Z8B

Size Document Number Rev 1A

+VGPU_CORE(UP1642PQAG)

Date: Monday, July 14, 2014 Sheet 37 of 44


(16,17,18) +1.05V_GFX
(17,20,27) +1.35V_GFX
(16,17,18,19,30) +3V_GFX




Quanta Computer Inc.

PROJECT : Z8B

Size	Document Number	Rev
	+1.35V_GFX/+1.05V_GFX/+3V_GFX	1A
Date:	Monday, July 14, 2014	Sheet 38 of 44




VGA Reset



Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+3V_RTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	USB CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+1.05V_S5	+1.05V	PCH CORE VCCST POWER& External GPU POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/SPK/HDMI POWER/CRT	MAINON	S0
+3V	+3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.35VSUS	+1.35V	CPU/SODIMM/MD POWER	SUSON	S0-S3
+DDR_VTT_RUN	+0.675V	SODIMM/MD Termination POWER	MAINON	S0
LCDVCC	+3.3V	LCD POWER	EDP_VDD_EN	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE VCCST POWER	MAINON	S0
+VCCIN	variation	CPU CORE POWER	VRON	S0
+VGPU_CORE	variation	External GPU POWER	VGPU_EN	S0
+3V_GFX	+3.3V	External GPU POWER	DGPU_PWR_EN	S0
+1.35V_GFX	+1.5V	External GPU POWER	FBVDDQ_EN	S0
+1.05V_GFX	+1.05V	External GPU POWER	3V_MAIN_PWGD	S0

Thermal Follow Chart




dGPU_OTP# EC notify HW throttle over power protect
dGPU_ALTH# For ADPS circuit to inform EC NV dGPU VPS Alert
dGPU_OTP# VGA thmtrip# => inform EC over temperature protect

Non Deep Sx








40






實線表default
虛線表reserve

www.qdzbwx.com



Model	Version	CHANGE LIST				
EA41	1B-1	<div>1 Stu# P#130 and P#134 (2014_05_30) -->Add Voore sensing Resistor</div> <div>2 Un stuff PC156 and PC158 (2014_05_30) -->Remove Voore PWM cap to balance 2 phase driving current</div> <div>3 Stu# R649 and R663 (2014_05_30) -->Change for EEPROM QAUD MODE</div> <div>4 Change R644 and R657 by C521002B034 (2014_05_30) -->Change for EEPROM QAUD MODE</div> <div>5 Delete U3,U4,C319 and Add Q58,R729,R730,R731,D232(2014_06_09) -->Change for CRT CCD level shift</div> <div>6 Change Y3 from BGA25000737 to BGA250000H(2014_06_09) -->Change for Parts EOD issue</div> <div>7 Change R255 change 1.82K to 1.80K(2014_06_09) -->Change for Parts EOD issue</div> <div>8 Change C309,C310,C311,C312,C314,C315,C317,C320,C333,C438,C494,C496,C499,C508 from C0310030B11 to C0310040B17 -->Change for Parts EOD issue</div> <div>9 Unstuff CP1,CP2,CP3,CP4,CP5,CP6,C332,C333 (2014_06_10) -->Cost saving</div> <div>10 Add J2 (2014_06_10)</div> <div>11 Unstuff Q337 (2014_06_10) -->Cost saving</div> <div>12 stuf# R308 (2014_06_10) -->solving Discrete issue</div> <div>13 Add R732,R733 (2014_06_10) -->Discrete issue</div> <div>14 Delete U14,C283 Add U33,C569,C570 Add Location VC1,VC2,C715,C576,C569(2014_06_10) -->Solving USB drop issue</div> <div>15 Change R508,R509,R5123,R256,R257,R192,R191,R455,R508,R59,R534,R524,R456,R531,R617,R625,R669,R200,R479,R213,R212,R458,R582,R583,R623,R218,R508,R591,R605,R163,R234 from Res 0 ohm 0402 to short pad -->Cost saving</div> <div>16 Change R#4,R#5,R#6 Add Location R74,R735,R736,R737,R738,R739 -->Cost Saving</div> <div>17 Delete R522,R530 -->Cost saving</div> <div>18 Change R577,R609,R641,R615 R165,R211 R610,R577,R611,R638,R215,R591,R602,R577,R607,R603,R613,R627,R508,R632,R638,R592,R488,R479,R616,R623,R569,R595,R619,R597,R220, R597,R553,R132,R564,R146,R141,R118,R132,R532,R527,R407,R406,R405,R416 R720,R491,R407,R546,R516,R510,R507,R579,R557,R533,R550,R108,R502,R511,R577 from Res 0 ohm 0402 to short pad(2014_06_11)</div> <div>19 Change R745,R555,R67,R108,R98,R99,R114,R87,R879,R127,R71,R81,R12,R143,R144,R525,R78,R95,R493,R312,R309,R335,R292,R286 from Res 0 ohm 0603 to short pad(2014_06_11)</div> <div>20 Change R488,R54,R190,R64,R53,R625 from Res 0 ohm 0805 to short pad(2014_06_11)</div> <div>21 Add PC166,PC167,PC168,PC169 for EMI solution</div> <div>22 Delete JP11,JP12,JP13,JP6,JP4,JP10,JP7,JP14,JP5,JP3,JP9,JP2,JP1,JP8(2014_06_11)</div> <div>23 Change P#192 from C522742F800 RES CHIP 2.74K 1/16W +-1%(0402) to C52242F822 RES CHIP 2.49K 1/16W +-1%(0402) (2014_06_11) -->Power require</div> <div>24 Change P#129 from C541692F812 RES CHIP 160K 1/16W +-1%(0402)to C541502F818 RES CHIP 150K 1/16W +-1%(0402) (2014_06_11) -->Power require</div> <div>25 Add PC164,PC165(2014_06_11)</div> <div>26 Change R171 from C543902B010 to C543902B00(2014_06_11)</div> <div>27 Change PC77 from C043302B014 to C04472K0B00 (2014_06_11)</div> <div>28 Change C#19 from DFHD04M0155 to DFHD04M0296 for SMT issue(2014_06_11)</div> <div>29 Change C#16 from DFPC06F0058 to DFPC06F0127 by ME request(2014_06_11)</div> <div>30 Change C#17 from DFPC20F0043 to DFPC24F0039 by ME request(2014_06_11)</div> <div>31 Stu# C503(2014_06_12)</div> <div>32 Unstuff R262 Stu# R259(2014_06_12)</div> <div>33 Stu# R240(2014_06_12)</div> <div>34 Stu# R271(2014_06_12)</div> <div>35 Unstuff R247(2014_06_12)</div> <div>36 Change U110 from AL09955K001 to AL000650000(2014_06_12)</div> <div>37 Unstuff R003,R004(2014_06_12)</div> <div>38 Delete R103 Add R323(2014_06_12)</div> <div>39 Delete R062(2014_06_12)</div> <div>40 Unstuff R#1,R#2,R#3,R#4,R#5,R#6, L13,L14,L15 unstuff R339,R344,R349,R347,R336,R320(2014_06_12)</div> <div>41 Hole-U,delete change from B7C363140BC234D140P2 to B7C2361140BC274D140P2(2014_06_12)</div> <div>42 Unstuff R271 (2014_06_12)</div> <div>43 Unstuff L11 and stuff R201, R299(2014_06_12)</div> <div>44 Unstuff L31 and stuff R710, R711(2014_06_12)</div> <div>45 Change R26,R2805 from Res 0 ohm 0402 to short pad(2014_06_12)</div> <div>46 Change R416,R417,R6 from Res 0 ohm 0603 to short pad(2014_06_12)</div> <div>47 Change R17,R327 from Res 0 ohm 0805 to short pad(2014_06_12)</div> <div>48 Change U32 from AL000834003 to AL000834004(20140613) -->SD Card Issue</div> <div>49 Change C417,C418 from C0010040B07(CAP CHIP 50V+-5%,C0C 0402) to C0010060B00(CAP CHIP 10P 50V+-5%,C0C 0402)(2014_06_13) -->V3 EOD issue</div> <div>50 Change L4 from C0000101016 to C03PE1B100Q(20140613) -->EOD issue</div> <div>51 Change D22 from HCBAT54C204 to HCBAT54C232(20140613) -->EOD issue</div> <div>52 Change Q28,Q48,Q59 from BA001440207 to BA001440013(20140613) --> EOD issue</div> <div>53 Change Q13,Q14,Q22,Q23,Q25,Q27,Q29,Q32,Q33,Q34,Q38,Q46,Q54,Q55, from BANT70020001 to BANT70020002(20140613) --> EOD issue</div> <div>54 Change D4,D7 from BCR8501V126 to BCR8500V229(20140613) -->EOD issue</div>				
	1C-1	<div>1 Add thermal-crimp schematic Add Location U2,Q39,Q40,C7 to R740,R741,R742(20140701)</div> <div>2 Delete P#P1 for Assembly issue(20140701)</div> <div>3 Add R743 for cost down(20140701)</div> <div>4 Add TP17,TP178,TP179,TP180 for SMT issue(20140701)</div> <div>5 Add TP181 for SMT issue(20140701)</div> <div>6 Add C715,C716,C718,C719,C720,C721,C722,C723,C724,C725,C726,C727,C728,C729,C730,C731,C732,C733,C734,C735,C736,C737,C738,C739,C740,C741,C742,C743,C744,C745,C746,C747,C748,C749,C750,C751,C752,C753,C754 for EMI filter(20140701)</div> <div>7 Add P#841 C54092F010 RES CHIP 49.9K 1/16W +-1%(0402) (20140704)</div> <div>8 Add P#83a C541002B020 RES CHIP 100K 1/16W 5%(0402) (20140704)</div> <div>9 Add P#82a C541002B020 RES CHIP 10K 1/16W 5%(0402) (20140704)</div> <div>10 Add P#81a C541002B020 RES CHIP 10K 1/16W 5%(0402) (20140704)</div> <div>11 Add P#8191 C000002B038 RESISTOR CHIP 0 1/16W +-5%(0402) (20140704)</div> <div>12 Add P#81 P#8170020002 TRANSISTOR MOS 2N7002Q(40V,300MA) SOT-23 (20140704)</div> <div>13 C72,C73,C75,C76,C111 change from C043304M002 to C043304M003 for material prepare issue</div> <div>14 Change R499,R202,R44,R412,R423,R279,R276,R656,R28,R31,R602,R606,R607,R665,R667,R666,R669,R670,R97,R195,R118,R691,R375,R350,R363,R364,R359,R356,R727,R354 from Res 0 ohm 0402 to short pad</div> <div>15 Change R116, R562,R799,R690,R717,R372,R373,R374 from Res 0 ohm 0603 to short pad</div> <div>16 Change R75,R101,R512,R142,R61,R477,R605 from Res 0 ohm 0805 to short pad</div> <div>17 Delete P#82 Add R744,R745</div> <div>18 Delete L21,L20 Change R739,R380,R381,R382 from RES 0 ohm 0402 to short pad(2014_07_09)</div> <div>19 Delete L11 Change R299,R301 from RES 0 ohm 0402 to short pad(2014_07_09)</div> <div>20 Delete L11 Change R299,R301 from RES 0 ohm 0402 to short pad(2014_07_09)</div> <div>21 Delete L13,L14,L15 Change R339,R344,R345,R347,R336,R328 from RES 0 ohm 0402 to short pad(2014_07_09)</div> <div>22 Delete L31 Change R710,R711 from RES 0 ohm 0402 to short pad(2014_07_09)</div> <div>23 Change R712,R713 from RES 220 0402 1% to RES CHIP 2K 1% (2014_07_09) R725,R723 from RES 220 0402 1% to RES CHIP 400 1% (2014_07_09)</div> <div>24 Add P#82 R425 1/16W 5%0402 PC8A CAP 220P(2014_07_09)</div> <div>25 Stu# R742 and un-stuff L30 (2014_07_09)</div> <div>26 Change Hole 9 footprint from H7082170118P2 to H70801 (2014_07_11)</div> <div>27 Change CN1 footprint from subord-patent-09gls-cm000 11p to subord-5-01301001000-6 11p-sm(2014_07_11)</div> <div>28 Change TP182 footprint from TP18275 to TP18050 (2014_07_11)</div> <div>29 Change Net: SERVE_A_R#002_8 connection from A0D0C0 to D0ND0 (2014_07_11)</div> <div>30 Add Net: HP_00W connection to D0ND0 (2014_07_11)</div> <div>31 Unstuff L30 and R754,L30 and R746 connect to +5V (2014_07_12)</div> <div>32 Add P#828 (2014_07_12)</div> <div>33 Add Location PC170 (2014_07_14)</div> <div>34 Change C53,C56 from CAP CHIP 10P 50V to CAP CHIP 8.2P 50V(2014_07_14)</div> <div>35 Unstuff Q21,R382,R335,Q15,C22 and change R334 from 0805 0 ohm to short pad(2014_07_14)</div> <div>36 Add P#14 and P#15 for reducing Vin noise(2014_07_14)</div> <div>37 Change P#124 from RES CHIP 0 ohm 0805 to short pad (2014_07_14)</div> <div>38 Change R#01,R#08,R712,R715,P#7,P#2,P#3,P#8,P#10,P#12,P#10,P#13,P#7,P#2,P#3,P#4,P#5,P#6,P#8,P#11,P#16,P#17,P#13,P#23,P#25,P#13,P#16,P#13,P#16,P#16,P#17,P#18,P#16,P#18,P#17,P#20,P#20,P#22 from Res 0 ohm 0402 to short pad(2014_07_14)</div>				
DOC NO.	PROJECT MODEL :	ZSB	APPROVED BY:	DATE:		
	PART NUMBER:		DRAWING BY:	REVISION:		
<div><div>Quanta Computer Inc.</div><div>PROJECT : ZSB</div><div>DRAWING : Change R664</div></div>						

www.qdzbwx.com

Model	Version	CHANGE LIST				
EA41	1C-1	<div><div><div>39 Change R481,R608,R712,R715,P167,P162,P165,P113,P121,P1191,P137,P123,P124,P145,P146,P168,P1115,P1116,P1117,P1122,P1131,P1123,P1125,P1135,P1136,R119,P1164,P1166,P1167,P1165,P1187,P1188,P1189,P1191,P1171,P1200,P1206,P162 from Res 0 ohm 0603 to short pad(2014_07_14)</div><div>40 Change R1,P193,P116,P163,P159,P156,P169,P177,P178,R118,P1131,P1158 from Res 0 ohm 0603 to short pad(2014_07_14)</div><div>41 Change P1504,P1514 from 0603,2.2ohm to 0603/2.2ohm(2014_07_14)</div><div>42 Change PC35,PC160 from 0603,1000pf to 0603/3300pf(2014_07_14)</div><div>43 Change PC73,PC74,PC146,PC11977cap from 4.7uf/25V/0805 to 10uf/25V/0805(2014_07_14)</div><div>44 Change R355,R35977from 64.5/15/0402 to 56/15/0402 (2014_07_14)</div><div>45 Delete PC81</div><div>46 Change TV5 Diode at D16 and D20(fromCYN402M0402 to C512501200)(2014_07_15)</div></div></div> <div>www.qdzbwx.com</div>				
DOC NO.	PROJECT MODEL :	Z8B	APPROVED BY:		DATE:	
	PART NUMBER:		DRAWING BY:		REVISION:	
						<div><div><div>Quanta Computer Inc.</div><div>PROJECT : Z8B</div><div>Change list-1</div></div><div>14</div></div>